In this paper, we propose multi-fin FET design techniques targeted for RF applications. Overlap and underlap design configuration in a base FinFET are compared first and then multi-fin device (consisting of transistor unit up to 50) is studied to develop design limitations and to evaluate their effects on the device performance. We have also investigated the impact of the number of fins (up to 50) in multi-fin structure and resulting RF parameters. Our results show that as the number of fin increases, underlap design compromises RF performance and short channel effects. The results provide technical understanding that is necessary to realize new opportunities for RF and analog mixed-signal design with nanoscale FinFETs.
Introduction
According to the International Technology Roadmap for Semiconductors (ITRS), as transistor dimension scaling into nanometer regime, the conventional planar bulk MOSFET technology faces many challenges: e.g., the close proximity between source and drain worsens leakage current; the necessary high doping in the bulk causes threshold voltage fluctuation, etc. [1] . FinFET, emerging as a promising device, addresses those Short Channel Effects (SCEs) and secures the necessary performance in the sub-32 nm regime due to its scalability, superior SCEs, and compatibilities to the planar CMOS platform.
Our survey reveals that recent papers are more on Fin-FET's digital application and less on analog/RF figures of merit (FoM) [2] . Several papers present work on source/ drain extension (SDE) region engineering with the goal of improving a single-fin FET or coupling FinFETs performance (N FinFET ≤ 5) [3] [4] [5] . Only few papers are on analog/RF FoM of multi-fin FETs which introduces a large total channel width to achieve high transconductance, maintain good noise and mismatch performance [2] .
In this paper, with extensive calibrated TCAD simulations, we present results for SCEs and analog/RF FoM of a base FinFET unit and then a multi-fin FET (N FinFET up to 50). The effect of SDE engineering on the multi-fin device RF performance is studied. Simulations along with theoretical analysis establish the realistic application potential of underlap design for the multi-Fin FET RF operation.
Simulation Setup and Results

Base FinFET Unit
Given that base FinFET units within the multi-fin configuration are nominal identical to each other, we first optimize analog/RF FoM of a 22 nm node single-fin FET which then will be used as a base transistor for a multifin structure [6] . The gate length (L g ) of the n-type FinFET is set at 25 nm. The fin height (H fin ) is fixed at 50 nm. The bulk is lightly doped 10 15 cm -3 to avoid the dopant fluctuation. Selective epitaxial growth with heavy doping are performed for the source/drain region to minimize the parasitic resistance. SDE region engineering is considered by the application of overlap and underlap design. Abrupt junction, which is achievable by solid re-growth and laser annealing process [5] , is designed with a fast doping decay with lateral straggle (σ S/D ) at the value of 1 nm/dev at the edge of SDE region whereas the underlap doping profile in the SDE region is simulated with a Gaussian model rolling off from a peak value of 10 20 cm -3 at the edge of the source/drain. The equivalent oxide thickness (EOT) of the Hf-based dielectric in the simulation is 0.7 nm. The work-function of the TiN metal gate is adjusted to 4.6 eV such that the threshold voltage V t of the device is around 0.3 V. The device is investigated with a calibrated TCAD simulation taking into account quantum effect with Lombardi mobility model [7] .
The design of TCAD experiments shown in Table 1 for this study considers the trade-off between current drivability and SCEs. Overlap design enhances current 
Multi-Fin FETs
For a single-fin FET, boosting of g m to meet the gain requirement of RF applications happens at the cost of SCEs and with a tall H fin , which also induces difficulties in manufacturing process. Alternatively, the multi-fin configuration constructed with a number of fingers (N finger ) and multiple fins per fingers (N fin ) shows a practical means to ease above mentioned concerns. The total number (N FinFET = N finger × N fin ) of FinFETs in such a structure usually is large, i.e., several hundreds of transistors [2] . Considering the complexity and realistic time limit of simulations in TCAD, we have simplified the structure in [2] by setting N finger = 1 as shown in Figure 2 . The spacing between each fin is set as 50 nm to suit the 22 nm node technology and to achieve optimum RF characteristics [8] . Results in Figure 3 show a good linearity of the intrinsic g m versus N FinFET for both underlap and overlap design models. It should be noted that the A vo for multi-fin FETs does not benefit from arrays of transistors. It is limited to the base FinFET analog FoM because of the equation that A vo = N FinFET ·g m / N FinFET ·g ds = g m /g ds . This can be verified by the degra-dation of 1/g ds as shown in Figure 3(a) .
The RF FoM f t and f max are simulated using the TCAD mixed-mode module with considerations of parasitic resistances and capacitances associated with gate pads, S/D contacts and coupling effects. Those extrinsic components are identified as the bottleneck of the RF performance and the values depending on process techniques. In the simulated structure, the parasitic gate capacitance is mainly due to the fringe capacitance C f which is set at 0.18 fF/µm as per ITRS [1] . For a multi-fin FET, C fmulti is almost linearly proportional to N FinFET [2] and therefore for simulation simplification purpose we can conclude that
The normalized series resistance R SD is taken the value of 250 Ω·um [1] and the S/D contact pad of single-fin transistor is designed as 0.04 × 0.06 um 2 . As the fin number increased, the spacing between each fin will be covered with contact and we can model the multi-fin structure S/D extrinsic series resistance as:
The parasitic gate resistance for a single fin is set as four times of the R SD , due to the limited contact area, to be 1000 Ω·um, including a 50 Ω·um for the gate pad component [2] . Therefore, for multi-fin, the gate extrinsic resistance will be:
Including the parasitic components, the simulated RF FoM is shown in Figures 3(b) and 3(c) . For N FinFET = 2, the overlap structure shows f t of 260 GHz and f max of 219 GHz, which is consistent with the reported result [8] . As N FinFET increases, f t does not vary a lot according to the equation that
where the transconductance and the capacitances share the same factor N FinFET . However, f max starts to degrade because the large component R gmulti is non-linearly inversely proportional to N FinFET and this leads to the decrease of f max based on the equation in [9] . The f max in multi-fin FETs with overlap design drops below 200 GHz as N FinFET goes only beyond 10. In contrast, the underlap design, shows a comparable f t and a much higher f max , compared to the corresponding overlap design. The higher f max value is due to the significant reduction in g ds (Figure 3(a) ) [8] . As N FinFET increases, although underlap structure shows degradation in f max as overlap one, it still maintain the maximum frequency and cutoff frequency above 200 GHz even when N fin reaches 50.
Conclusion
It is shown that the multi-fin FET will be particularly useful at sub-32 nm regime for the development of devices for RF applications. Even with a large number of N FinFET , using underlap design in SDE region with an optimal value of L ext /σ S/D ratio, good SCE is achieved and its RF FoM f t and f max are better than the one with overlap design. Furthermore, the cost of multi-fin device is expected to be lower than other heterojunction devices
